Monolithic 3D Inc., the Next Generation 3D-IC Company
  • Home
  • Technology
    • Technology
    • Papers, Presentations and Patents
    • Overview >
      • Background
      • Why Monolithic 3D?
      • Paths to Monolithic 3D
      • Applications
    • Ion-Cut: The Building Block
    • Monolithic 3D Logic >
      • RCAT
      • HKMG
      • Laser Annealing
      • RCJLT
      • 3D Embedded RAM
      • 3D Gate Array
      • FPGA
      • Ultra Large Integration - Redundancy and Repair
    • Monolithic 3D Memory >
      • 3D DRAM
      • 3D Resistive Memories
      • 3D Flash
    • Monolithic 3D Electro-Optics >
      • 3D Image Sensors
      • 3D Micro-Displays
  • 3D-IC Edge
    • 3D-IC Edge
  • News & Events
    • News & Events
    • S3S15 Game Change 2.0 Video/P
    • Webcast
    • Webinar
    • Press Releases
    • In the News
    • Upcoming Events
  • About Us
    • About Us
    • History
    • Team
    • Careers
    • Contact Us
  • Blog
  • Simulators

Why are TSVs so fat?

1/8/2012

0 Comments

 
In today's blog post, we'll look at TSV sizes for TSMC, IBM and others, and discuss technical reasons for the fat TSVs we are seeing... I'll present solutions to this issue at the IEEE CPMT Society on Wednesday.

Many companies such as TSMC, IBM, ST Microelectronics and others have announced 3D Through-Silicon Via (TSV) technologies. In Figure 1, I've summarized key aspects of these technologies. You'll notice TSV sizes are in the micron range, while feature sizes are in the nm range.

In case you're wondering what I mean by keep-out zones in Figure 1: TSVs are typically constructed of copper, which has co-efficient of thermal expansion (CTE) 17ppm/K. This is very different from the CTE of silicon (2.3 ppm/K). Due to this, TSVs introduce stress on transistors placed close to them, impacting transistor performance. To avoid these issues, keep-out zones exist around TSVs. Transistors are not placed within these keep-out zones.
Picture
Figure 1: Parameters of TSV technologies from TSMC, IBM, ST Microelectronics, etc
TSV sizes are big today, but could things change in the future? Figure 2 shows projections from the International Technology Roadmap for Semiconductors. You'll notice that if we continue extending current technology, minimum TSV sizes will remain in the micron range for the foreseeable future...
Picture
Figure 2: 3D-TSV technology roadmap from the 2010 International Technology Roadmap for Semiconductors.
Let's now try and understand why TSV sizes are so high. Figure 3 shows the process flow for a state-of-the-art 3D-TSV technology. The main steps that limit TSV sizes are:
  • Wafer thinning - The best aspect ratio possible for TSV manufacturing is around 10:1 right now. So, if you have to make a 1um diameter TSV, you will need to thin a 775um thick wafer to 10um +/- 1um, which is immensely challenging, especially considering throughput requirements. Many companies therefore make their lives easier by thinning 775um wafers to 50um +/- 5um, which gives 5um diameter TSVs for 10:1 aspect ratio. Manufacturing throughput is also better in this case. Of course, this comes at the expense of TSV size.
  • Alignment and bonding - During the "align and bond to bottom layer" step in Figure 3, several issues arise. Co-efficient of thermal expansion between layers being bonded is often different, causing misalignment when temperature changes during bonding. Processed wafers that are being bonded may have different bow, introducing more misalignment. The nature of the substrate (eg. transparent or opaque) can change alignment accuracy too. As mentioned in Figure 2, bonding overlay accuracy is around 1-1.5um for state-of-the-art technologies today.
Picture
Figure 3: Process Flow for a State-of-the-Art 3D-TSV Technology (Not to Scale).
TSV sizes in the micron range are great for many applications, such as stacking DRAM with logic, wide I/O DRAM, back-side illuminated image sensors and heterogeneous chip stacking. But what if TSV sizes can be made smaller? It could open up a whole new set of applications... So, how can we make these fat TSVs slim down? (yes, near the New Year, slimming down is on everyone's mind!) What are the applications for small TSV sizes? If you'd like to know more, please attend my talk on Wednesday 11th January at the IEEE CPMT Society. Below are details of the talk... Don't forget to RSVP at www.cpmt.org/scv/meetings/cpmt1201.html

- Post by Deepak Sekar

Picture
submit to reddit
0 Comments

Your comment will be posted after it is approved.


Leave a Reply.

    Search Blog


    Meet the Bloggers


    Follow us


    To get email updates subscribe here:


    Recommended Links

    3D IC Community
    3D IC LinkedIn Discussion Group

    Recommended Blogs

    • 3D InCites by Francoise von Trapp
    • EDA360 Insider by Steve Leibson
    • Insights From the Leading Edge by Phil Garrou
    • SemiWiki by Daniel Nenni, Paul Mc Lellan, et al.

    Archives

    March 2022
    December 2021
    August 2021
    August 2018
    July 2018
    May 2018
    October 2017
    September 2017
    December 2016
    September 2016
    August 2016
    November 2015
    October 2015
    September 2015
    July 2015
    June 2015
    May 2015
    April 2015
    March 2015
    February 2015
    October 2014
    September 2014
    August 2014
    July 2014
    June 2014
    May 2014
    April 2014
    March 2014
    February 2014
    January 2014
    December 2013
    November 2013
    October 2013
    September 2013
    August 2013
    July 2013
    March 2013
    February 2013
    January 2013
    December 2012
    November 2012
    October 2012
    August 2012
    June 2012
    May 2012
    April 2012
    March 2012
    February 2012
    January 2012
    December 2011
    November 2011
    October 2011
    September 2011
    August 2011
    July 2011
    June 2011
    May 2011
    April 2011
    March 2011

    Categories

    All
    3d Design And Cad
    3dic
    3d Ic
    3d Nand
    3d Stacking
    3d Technology
    Brian Cronquist
    Dean Stevens
    Deepak Sekar
    Dram
    Education
    Heat Removal And Power Delivery
    Industry News
    Israel Beinglass
    Iulia Morariu
    Iulia Tomut
    Monolithic3d
    Monolithic 3d
    MonolithIC 3D Inc.
    Monolithic 3d Inc.
    Monolithic 3d Technology
    Moore Law
    Outsourcing
    Paul Lim
    Repair
    Sandisk
    Semiconductor
    Semiconductor Business
    Tsv
    Zeev Wurman
    Zvi Or Bach
    Zvi Or-Bach

    RSS Feed

© Copyright MonolithIC 3D Inc. , the Next-Generation 3D-IC Company, 2012 - All Rights Reserved, Patents Pending