Monolithic 3D Inc., the Next Generation 3D-IC Company
  • Home
  • Technology
    • Technology
    • Papers, Presentations and Patents
    • Overview >
      • Background
      • Why Monolithic 3D?
      • Paths to Monolithic 3D
      • Applications
    • Ion-Cut: The Building Block
    • Monolithic 3D Logic >
      • RCAT
      • HKMG
      • Laser Annealing
      • RCJLT
      • 3D Embedded RAM
      • 3D Gate Array
      • FPGA
      • Ultra Large Integration - Redundancy and Repair
    • Monolithic 3D Memory >
      • 3D DRAM
      • 3D Resistive Memories
      • 3D Flash
    • Monolithic 3D Electro-Optics >
      • 3D Image Sensors
      • 3D Micro-Displays
  • 3D-IC Edge
    • 3D-IC Edge
  • News & Events
    • News & Events
    • S3S15 Game Change 2.0 Video/P
    • Webcast
    • Webinar
    • Press Releases
    • In the News
    • Upcoming Events
  • About Us
    • About Us
    • History
    • Team
    • Careers
    • Contact Us
  • Blog
  • Simulators

Monolithic 3D RC-JLT – Recessed-Channel Junction-Less Transistor

 Follow link for presentation on: Detailed RCJLT Flow.
Picture
Monolithic 3D RC-JLT – Recessed-Channel Junction-Less Transistor

Technology

Monolithic 3D IC technology is applied to producing monolithically stacked low leakage Recessed Channel Junction-Less Transistors (RC-JLTs).

Junction-less (gated resistor) transistors are very simple to manufacture, and they scale easily to devices below 20nm:
  •  Bulk Device, not surface
  •  Fully Depleted channel
  •  Simple alternative to FinFET

Superior contact resistance is achieved with the heavier doped top layer. The RCAT style transistor structure provides ultra-low leakage.


Monolithic 3D IC provides a path to reduce logic, SOC, and memory costs without investing in expensive scaling down.

Benefits

  • 2x lower power
  • 2x smaller silicon area
  • 4x smaller footprint
  • Layer to layer interconnect density at close to full lithographic resolution and alignment
  • Performance of single crystal silicon transistors on all layers in the 3D IC
  • Scalable: scales naturally with equipment capability
  • Forestalls next gen litho-tool risk
  • Also useful as Anti-Fuse FPGA programming transistors: programmable interconnect is 10x-50x smaller & lower power than SRAM FPGA
  • Base logic circuits could be UT-BBOX, FinFET, or JLT CMOS logic devices

RC-JLT flow

Create a layer of Recessed Channel Junction-Less Transistors (RC-JLTs), a junction-less version of the RCAT used in DRAMs, by activating dopants at ~1000C before wafer bonding to the CMOS substrate and cleaving, thereby leaving a very thin doped stack layer from which transistors are completed, utilizing less than 400C etch and deposition processes.
Picture
Layer Transfer Technology (“Ion-Cut”) Defect-free single crystal obtained @ <400C
Leveraging a mature technology (wafer bonding and ion-cleaving) that has been the dominant SOI wafer production method for over two decades.
Innovate and create multiple thin (10s – 100s nanometer scale) layers of virtually defect free Silicon by utilizing low temperature (<400C) bond and cleave techniques, and place on top of active transistor circuitry. Benefit from a rich layer-to-layer interconnection density.
Picture
© Copyright MonolithIC 3D Inc. , the Next-Generation 3D-IC Company, 2012 - All Rights Reserved, Patents Pending