Monolithic 3D Inc., the Next Generation 3D-IC Company
  • Home
  • Technology
    • Technology
    • Papers, Presentations and Patents
    • Overview >
      • Background
      • Why Monolithic 3D?
      • Paths to Monolithic 3D
      • Applications
    • Ion-Cut: The Building Block
    • Monolithic 3D Logic >
      • RCAT
      • HKMG
      • Laser Annealing
      • RCJLT
      • 3D Embedded RAM
      • 3D Gate Array
      • FPGA
      • Ultra Large Integration - Redundancy and Repair
    • Monolithic 3D Memory >
      • 3D DRAM
      • 3D Resistive Memories
      • 3D Flash
    • Monolithic 3D Electro-Optics >
      • 3D Image Sensors
      • 3D Micro-Displays
  • 3D-IC Edge
    • 3D-IC Edge
  • News & Events
    • News & Events
    • S3S15 Game Change 2.0 Video/P
    • Webcast
    • Webinar
    • Press Releases
    • In the News
    • Upcoming Events
  • About Us
    • About Us
    • History
    • Team
    • Careers
    • Contact Us
  • Blog
  • Simulators

The Quad Patterning Era Begins...

10/23/2011

3 Comments

 
Last week, the industry was abuzz with news of Hynix's 15nm NAND flash memory technology. This important milestone brings our industry into the quad patterning era. I'll talk about quad patterning and its implications today.

Picture
Figure 1: EETimes story on Hynix's 15nm NAND flash memory technology.

Most of us thought flash memory would never scale below 20nm. Incredibly enough, it has. Hynix has a paper at this year's International Electron Devices Meeting describing their 15nm NAND flash memory technology! An EETimes story on this topic created a buzz in our industry last week (see Figure 1). Following this, I chatted with some friends in Micron, SanDisk, Toshiba and Samsung about Hynix's announcement. Believe it or not, I heard rumors that another manufacturer has developed experimental samples of 15nm NAND flash memory too! The race to high-volume NAND flash manufacturing is indeed on...

These 15nm NAND flash products take us into the quad patterning era for lithography. The flash memory industry has used Self-Aligned Double Patterning (SADP) for the 3x and 2x nm nodes, and this technology has been extended further for 1x nm. Figure 2 gives a typical process flow for the Self-Aligned Quad Patterning (SAQP) process used for 15nm NAND flash. With deposition, etch and clean processes, features with 120nm pitch are pitch multiplied to form 15nm line-and-space (30nm pitch) patterns. One critical litho step and two non-critical litho steps are used. The process in Figure 2 is attractive because it involves fewer critical litho steps compared with other quad-patterning schemes. In addition, the critical dimension of lines to be defined is set by the thickness of the deposited spacer, which is a well known chemical vapor deposition (CVD) process and can be easily controlled to within several angstroms.

3d ic
Figure 2: Self-Aligned Quad Patterning (SAQP) process used for 15nm NAND flash memory.

The striking thing about Figure 2 is the amount of work needed for a critical litho step nowadays. Obviously, such complicated processes cost a lot of money. At MonolithIC 3D Inc., we have a set of excel sheets for calculating wafer cost based on Sematech's Cost-Of-Ownership methodologies. Figure 3 shows numbers generated using these excel sheets for freshly-constructed 20,000 wspm fabs. My cost numbers approximately match estimates from TSMC and Samsung/ASML, as indicated in Figure 3. Quad patterning can cost as much as 3.7 times the cost of a single patterned lithography step! Yes, multiple-patterning is an expensive technology. Unfortunately, the industry has been forced to use it due to delays with EUV lithography.
Picture
Figure 3: Cost estimates for critical litho steps using double-patterning and quad-patterning.
The estimates in Figure 3 are for freshly constructed fabs. Quite a few manufacturers upgrade their old fabs to produce a scaled technology though. Double and quad patterning are particularly amenable to reuse of cheap depreciated equipment, and this often makes them more affordable than the numbers in Figure 3 suggest. However, even with these considerations, quad-patterning is considered an extremely costly technology and companies such as TSMC, Toshiba and Mentor Graphics have talked about cost benefits of scaling ending (see [1] and [2]).

These expensive and complicated lithography technologies are giving momentum to technologies such as 450mm wafers and monolithic 3D which lower cost without complicating lithography further. Intel, Samsung, TSMC, Globalfoundries and IBM recently announced an initiative in New York to work on 450mm wafers. During negotiations for this initiative, I believe many manufacturers said litho has become expensive, and 450mm is an important way to scale the cost per transistor. Samsung, Toshiba, Hynix and Micron are aggressively investing in Monolithic 3D as a way to lower cost per bit for NAND flash as well. Roadmaps of these companies show Monolithic 3D going into volume production within 5 years. The future should be interesting...
Picture
3 Comments
Harry Nobel
10/23/2011 08:32:54 pm

The cartoon suggests that $130M of an EUV tool in 2018 would be an outrageous figure.

It all depends on what kind of thruput we can get out of such a tool.

Reply
Deepak Sekar
10/23/2011 11:27:54 pm

Hi Harry, Valid point. But EUV throughputs, as you know, haven't set the world on fire yet. I am hearing 5 wph right now, with a mountain to climb to reach 100wph...

Reply
Jin
1/19/2012 03:25:46 pm

For SAQP, your estimate of cost (3.7X) seems very high! Does your number include labor and depreciation? Comparing SADP vs. SAQP, how much is capital investment needed for 20kwsm flash line?

Reply

Your comment will be posted after it is approved.


Leave a Reply.

    Search Blog


    Meet the Bloggers


    Follow us


    To get email updates subscribe here:


    Recommended Links

    3D IC Community
    3D IC LinkedIn Discussion Group

    Recommended Blogs

    • 3D InCites by Francoise von Trapp
    • EDA360 Insider by Steve Leibson
    • Insights From the Leading Edge by Phil Garrou
    • SemiWiki by Daniel Nenni, Paul Mc Lellan, et al.

    Archives

    March 2022
    December 2021
    August 2021
    August 2018
    July 2018
    May 2018
    October 2017
    September 2017
    December 2016
    September 2016
    August 2016
    November 2015
    October 2015
    September 2015
    July 2015
    June 2015
    May 2015
    April 2015
    March 2015
    February 2015
    October 2014
    September 2014
    August 2014
    July 2014
    June 2014
    May 2014
    April 2014
    March 2014
    February 2014
    January 2014
    December 2013
    November 2013
    October 2013
    September 2013
    August 2013
    July 2013
    March 2013
    February 2013
    January 2013
    December 2012
    November 2012
    October 2012
    August 2012
    June 2012
    May 2012
    April 2012
    March 2012
    February 2012
    January 2012
    December 2011
    November 2011
    October 2011
    September 2011
    August 2011
    July 2011
    June 2011
    May 2011
    April 2011
    March 2011

    Categories

    All
    3d Design And Cad
    3dic
    3d Ic
    3d Nand
    3d Stacking
    3d Technology
    Brian Cronquist
    Dean Stevens
    Deepak Sekar
    Dram
    Education
    Heat Removal And Power Delivery
    Industry News
    Israel Beinglass
    Iulia Morariu
    Iulia Tomut
    Monolithic3d
    Monolithic 3d
    MonolithIC 3D Inc.
    Monolithic 3d Inc.
    Monolithic 3d Technology
    Moore Law
    Outsourcing
    Paul Lim
    Repair
    Sandisk
    Semiconductor
    Semiconductor Business
    Tsv
    Zeev Wurman
    Zvi Or Bach
    Zvi Or-Bach

    RSS Feed

© Copyright MonolithIC 3D Inc. , the Next-Generation 3D-IC Company, 2012 - All Rights Reserved, Patents Pending