Monolithic 3D Inc., the Next Generation 3D-IC Company
  • Home
  • Technology
    • Technology
    • Papers, Presentations and Patents
    • Overview >
      • Background
      • Why Monolithic 3D?
      • Paths to Monolithic 3D
      • Applications
    • Ion-Cut: The Building Block
    • Monolithic 3D Logic >
      • RCAT
      • HKMG
      • Laser Annealing
      • RCJLT
      • 3D Embedded RAM
      • 3D Gate Array
      • FPGA
      • Ultra Large Integration - Redundancy and Repair
    • Monolithic 3D Memory >
      • 3D DRAM
      • 3D Resistive Memories
      • 3D Flash
    • Monolithic 3D Electro-Optics >
      • 3D Image Sensors
      • 3D Micro-Displays
  • 3D-IC Edge
    • 3D-IC Edge
  • News & Events
    • News & Events
    • S3S15 Game Change 2.0 Video/P
    • Webcast
    • Webinar
    • Press Releases
    • In the News
    • Upcoming Events
  • About Us
    • About Us
    • History
    • Team
    • Careers
    • Contact Us
  • Blog
  • Simulators

The Future of Microprocessors: A Perspective from Intel Research

9/18/2011

1 Comment

 
Shekhar Borkar, a Fellow at Intel, and Andrew Chien, the VP of Intel Research, wrote a provocative and much-circulated article titled "The Future of Microprocessors" a few months back. Let's discuss this article today... 

A few weeks back, I received a paper titled "The Future of Microprocessors" from a colleague. Hmmm, I thought, that's a bold title to use. A quick look showed me the article was written by two well-known names in our industry: Shekhar Borkar, a Fellow at Intel and Andrew Chien, the VP of Intel Research (Chien left Intel recently to become a Professor at the University of Chicago). The paper was published in May 2011 in the Communications of the ACM. Let me first summarize the paper's contents... I will then share with you my thoughts on its message.
Picture

The Problem Statement
Microprocessor performance has improved by a factor of 30x every decade for the past 40 years. This 30x number should be our goal for the next decade, say Borkar and Chien. The main complication is meeting these goals in today's scenario where transistor scaling provides decreased benefits. When supply voltage reduces by 5%, clock frequency increases by 15% and capacitance decreases by 25% every generation, one can get just a 2.5x performance benefit in a decade for dual-core chips, say the authors. This is well short of the 30x required. Can we innovate and get around this issue?

Multiple Cores, Heterogeneous Cores
By moving to multiple small cores or a combination of many small and big cores, the maximum throughput increase we can get is greater than 10x, according to Borkar and Chien. Please see the table below. This brings us closer to our 30x goal, but the numbers assume software is completely parallel :-(
Picture
Instead of using general purpose cores for all the 20-30 cores, the authors suggest we can use special purpose "accelerator" cores in combination with general purpose cores. A typical SoC used in smartphones today has 10-20 such accelerator cores for applications such as graphics, media, image, cryptography, radio and digital signal processing. The trend of integrating CPUs and GPUs in PCs is one step in this direction. Energy-efficiency benefits can be as high as 50x-500x for certain workloads, say the authors.

Extreme Circuits, Variability and Resilience
In a heterogeneous multi-core architecture, some cores could be operated at very low supply voltages close to the threshold voltage. This can provide an order of magnitude higher energy-efficiency. The loss of performance from low supply voltages can be compensated by operating multiple cores in parallel. However, significant issues with variability arise, since performance can fluctuate dramatically with threshold voltage variations. Various techniques to handle this issue could be used in future microprocessors, such as in-field diagnosis, reconfiguration and adaptability.

Handling Interconnect Issues
Borkar and Chien say that in a decade's time, as much as 90% of a chip's energy budget could be used to just communicate data to execution units from memory. To tackle this issue, they suggest that future microprocessors could have large register files close to execution units. While large register files are considered a no-no for performance reasons today, the authors say that in the future when raw frequency is not our key constraint, this could be ok.
Picture
The other important interconnect issue is the communication network between different cores on a chip. Today's researchers are largely focused on networks-on-chips where packet switching is used, but Borkar and Chien say this is not energy efficient. Even if just 10% of the operands move 10 hops on the average, the network power could be as much as half of a chip's power budget. The authors advocate the use of hybrid networks-on-chip which use both packet and circuit switching, and say there is tremendous room for innovation in energy-efficient network-on-chip design. Some network-on-chip configurations are shown in the figure above.

Software
Borkar and Chien say that the move to heterogeneous multi-core architectures could bring up "the greatest software challenge in the history of computing". This is because the burden of extracting parallelism and enabling high performance  is largely in the hands of the software developer.

Do I agree with the authors' vision of "the future of microprocessors"?
The paper is an interesting one. My main concern with this vision is that it puts much of the burden of getting performance in the hands of software developers, and gives them the hard task of programming for these complex chips. I've played a bit with parallel programming using APIs such as OpenMP. It's really hard! If Intel indeed goes this route, they will stand the risk of customers not seeing enough performance benefits due to the lack of parallelism in software. All this will translate to lower PC growth rates, which is bad for Intel's business.

I also feel microprocessor evolution will be more balanced, with process, device, circuit, architecture and software technologies all sharing the burden and improving performance. I was surprised not to find Finfets, 3D stacking of DRAM, monolithic 3D-ICs and other next-generation technologies covered in this vision for the "future of microprocessors". Borkar and Chien talk about post-silicon CMOS switches made out of carbon nanotubes, graphene and compound semiconductors, but don't discuss Finfets and 3D-IC approaches, which could be a lot more practical.

This being said, I liked the paper. It has many interesting circuit and architecture ideas. Shekhar Borkar plays a key leadership role within Intel's circuit research team, and the points he makes about next-generation circuits are very valid.
1 Comment
MJ
9/19/2011 11:35:35 pm

Wouldn't be worried just yet about the software as that is a ways off. But what the paper describes is inline with the interesting news that there are now 2 fledgling FPGA companies both of whom have made interesting breakthroughs in time-slice optimization using Intels Fab with good backing from Intel. That may tells a lot more about the future of Microprocessors and of Intel.

Reply

Your comment will be posted after it is approved.


Leave a Reply.

    Search Blog


    Meet the Bloggers


    Follow us


    To get email updates subscribe here:


    Recommended Links

    3D IC Community
    3D IC LinkedIn Discussion Group

    Recommended Blogs

    • 3D InCites by Francoise von Trapp
    • EDA360 Insider by Steve Leibson
    • Insights From the Leading Edge by Phil Garrou
    • SemiWiki by Daniel Nenni, Paul Mc Lellan, et al.

    Archives

    March 2022
    December 2021
    August 2021
    August 2018
    July 2018
    May 2018
    October 2017
    September 2017
    December 2016
    September 2016
    August 2016
    November 2015
    October 2015
    September 2015
    July 2015
    June 2015
    May 2015
    April 2015
    March 2015
    February 2015
    October 2014
    September 2014
    August 2014
    July 2014
    June 2014
    May 2014
    April 2014
    March 2014
    February 2014
    January 2014
    December 2013
    November 2013
    October 2013
    September 2013
    August 2013
    July 2013
    March 2013
    February 2013
    January 2013
    December 2012
    November 2012
    October 2012
    August 2012
    June 2012
    May 2012
    April 2012
    March 2012
    February 2012
    January 2012
    December 2011
    November 2011
    October 2011
    September 2011
    August 2011
    July 2011
    June 2011
    May 2011
    April 2011
    March 2011

    Categories

    All
    3d Design And Cad
    3dic
    3d Ic
    3d Nand
    3d Stacking
    3d Technology
    Brian Cronquist
    Dean Stevens
    Deepak Sekar
    Dram
    Education
    Heat Removal And Power Delivery
    Industry News
    Israel Beinglass
    Iulia Morariu
    Iulia Tomut
    Monolithic3d
    Monolithic 3d
    MonolithIC 3D Inc.
    Monolithic 3d Inc.
    Monolithic 3d Technology
    Moore Law
    Outsourcing
    Paul Lim
    Repair
    Sandisk
    Semiconductor
    Semiconductor Business
    Tsv
    Zeev Wurman
    Zvi Or Bach
    Zvi Or-Bach

    RSS Feed

© Copyright MonolithIC 3D Inc. , the Next-Generation 3D-IC Company, 2012 - All Rights Reserved, Patents Pending