Monolithic 3D Inc., the Next Generation 3D-IC Company
  • Home
  • Technology
    • Technology
    • Papers, Presentations and Patents
    • Overview >
      • Background
      • Why Monolithic 3D?
      • Paths to Monolithic 3D
      • Applications
    • Ion-Cut: The Building Block
    • Monolithic 3D Logic >
      • RCAT
      • HKMG
      • Laser Annealing
      • RCJLT
      • 3D Embedded RAM
      • 3D Gate Array
      • FPGA
      • Ultra Large Integration - Redundancy and Repair
    • Monolithic 3D Memory >
      • 3D DRAM
      • 3D Resistive Memories
      • 3D Flash
    • Monolithic 3D Electro-Optics >
      • 3D Image Sensors
      • 3D Micro-Displays
  • 3D-IC Edge
    • 3D-IC Edge
  • News & Events
    • News & Events
    • S3S15 Game Change 2.0 Video/P
    • Webcast
    • Webinar
    • Press Releases
    • In the News
    • Upcoming Events
  • About Us
    • About Us
    • History
    • Team
    • Careers
    • Contact Us
  • Blog
  • Simulators

Guest Contribution: CAD for 3D-IC Technology

3/31/2011

2 Comments

 
Picture

We have a blog post today from Ze'ev Wurman, the Chief Software Architect of MonolithIC 3D Inc. Ze'ev spent many years leading EDA/software work at Dynachip, eASIC and Amdahl. He will discuss CAD tools for 3D-ICs.

With so many people talking about 3D chips, it’s time to focus on the CAD tool support for them. I find it easiest to look over the CAD landscape using two distinct views.

A functional view tells us what tools are available (or needed) to assist in 3D-specific design functions. For example, many people are worried about power dissipation in 3D ICs and a lot of work has been done on floor planning that avoids placement of hot spots on top of each other, or on insertion of thermal TSVs to remove power from strata that have thermally insulating layers – such as silicon oxide – between them and the heat sink. A 3D partitioning tool is important if you plan on distributing your logic across multiple strata, while if all you plan is to place logic on one stratum and memory on another, you can probably live without one. A good collection of work on 3D CAD can be found at UCLA (here and here), NCSU (here and here), Penn State (here) and Georgia Tech (here, here, and here). Another valuable resource is CiteSeer that will point you to many papers available directly from the authors.

The other view I find useful is the granular one. Much of the industry right now is struggling with designing the 3D strata almost in isolation, and then placing them on top of each other with large TSVs, on the order of 10 microns diameter, connecting between those strata. Designing such large granularity strata is not really that different from designing 2D chips which we all know, and most of the 3D work is done either early in the architecting stage – how many strata, what large objects go on each one, etc. – or in the late stages when final system simulations are run. Yet this picture will change dramatically when monolithic 3D, with inter-stratum vias compatible with device lithography dimensions, will become feasible. This will bring us into the fine granularity 3D IC era where many 2D tools, even with enhancements, will not do and new true 3D CAD tools will be needed. Designing with true 3D cells that span multiple strata such as described here and here will be very different from today and will need new algorithms that will understand 3D in a more intimate manner.

But, perhaps, the most intriguing CAD aspects for fine grained monolithic 3D ICs have not been mentioned yet at all. After all, opening the door to multi-level three dimensional stacks with billions – rather than thousands – connections between them, will certainly lead not only to folding existing designs vertically, but also to discovering new and exciting ways to take advantage of this new dimension of freedom. I am looking forward to it.

submit to reddit
2 Comments
Dr. MP Divakar
10/18/2011 01:43:38 am

Nice summary and captures some of my thoughts in similar vein.

The Georgia Tech link cited above is not current and refers to two other (MARS & GTCAD Lab) sites so visitors should take note.

Secondly, the first CiteSeer link given above (for DOI 10.1.1.116.9368) is broken, doesn't fetch the document you intended.

Dr. MP Divakar

Reply
Ze'ev Wurman
10/18/2011 08:11:14 am

I updated the CiteSeer link and added the additional Georgia Tech ones.

Thanks!

Ze'ev

Reply

Your comment will be posted after it is approved.


Leave a Reply.

    Search Blog


    Meet the Bloggers


    Follow us


    To get email updates subscribe here:


    Recommended Links

    3D IC Community
    3D IC LinkedIn Discussion Group

    Recommended Blogs

    • 3D InCites by Francoise von Trapp
    • EDA360 Insider by Steve Leibson
    • Insights From the Leading Edge by Phil Garrou
    • SemiWiki by Daniel Nenni, Paul Mc Lellan, et al.

    Archives

    March 2022
    December 2021
    August 2021
    August 2018
    July 2018
    May 2018
    October 2017
    September 2017
    December 2016
    September 2016
    August 2016
    November 2015
    October 2015
    September 2015
    July 2015
    June 2015
    May 2015
    April 2015
    March 2015
    February 2015
    October 2014
    September 2014
    August 2014
    July 2014
    June 2014
    May 2014
    April 2014
    March 2014
    February 2014
    January 2014
    December 2013
    November 2013
    October 2013
    September 2013
    August 2013
    July 2013
    March 2013
    February 2013
    January 2013
    December 2012
    November 2012
    October 2012
    August 2012
    June 2012
    May 2012
    April 2012
    March 2012
    February 2012
    January 2012
    December 2011
    November 2011
    October 2011
    September 2011
    August 2011
    July 2011
    June 2011
    May 2011
    April 2011
    March 2011

    Categories

    All
    3d Design And Cad
    3dic
    3d Ic
    3d Nand
    3d Stacking
    3d Technology
    Brian Cronquist
    Dean Stevens
    Deepak Sekar
    Dram
    Education
    Heat Removal And Power Delivery
    Industry News
    Israel Beinglass
    Iulia Morariu
    Iulia Tomut
    Monolithic3d
    Monolithic 3d
    MonolithIC 3D Inc.
    Monolithic 3d Inc.
    Monolithic 3d Technology
    Moore Law
    Outsourcing
    Paul Lim
    Repair
    Sandisk
    Semiconductor
    Semiconductor Business
    Tsv
    Zeev Wurman
    Zvi Or Bach
    Zvi Or-Bach

    RSS Feed

© Copyright MonolithIC 3D Inc. , the Next-Generation 3D-IC Company, 2012 - All Rights Reserved, Patents Pending