


Cooling Three-Dimensional Integrated Circuits using Power Delivery Networks (PDNs)

Hai Wei, Tony Wu, Deepak Sekar⁺, Brian Cronquist*,
Roger Fabian Pease, Subhasish Mitra

Stanford University, Rambus⁺, MonolithIC 3D Inc.*



Acknowledgement: FCRP C2S2, NSF

3D IC





3D Integration

Parallel 3D




Integration

Sequential (Monolithic) 3D




Geometries

- ILV: Inter-Layer Via




Geometries


- PDN: Power Delivery Network




Key Result for Monolithic 3D




Key Result for Monolithic 3D




Key Result for Monolithic 3D



Key Result for Monolithic 3D



Key Result for Monolithic 3D




OpenSPARC T2 core-on-core

No PDN in model





Thermal-aware PDN





Layer 2 temperature map

Lateral Conduction Challenge




Lateral Conduction Challenge




3 Grades of PDNs

- All copper



Finite Element Method




Comsol ($25\mu\text{m} \times 25\mu\text{m}$ block)


Does not complete

Our Analysis Methodology

Full chip thermal analysis



Step 1: Abstraction



Step 1: Abstraction


- k_z = Effective thermal conductivity in z direction

Detailed




Abstract


$z \uparrow$
 $\swarrow y$
 x




$k_z \uparrow$
 $\rightarrow k_y$
 $\downarrow k_x$



k_z Computation




k_z Computation




k_z Computation

$$k_z = \frac{q \cdot \Delta z}{\bar{T}_{\text{top}} - \bar{T}_{\text{bot}}} \quad \bar{X} : \text{mean of } X$$




Step 1: Abstraction



Step 2: Convolution


- 3D IC: linear system [Kemper THERMINIC 06]




Step 2: Convolution




Abstract




Step 2: Convolution




Step 2: Convolution




Step 2: Convolution




Step 2: Convolution



Step 2: Convolution




Step 2: Convolution





Step 2: Convolution

Power dissipation in thin Si layer
(Commercial tools)



Step 2: Convolution

Power dissipation in thin Si layer
(Commercial tools)



Power distribution

Impulse response


Convolution

Temp. distribution

Abstract




Impulse heat flux





FEM

Set of responses




Model Verification



Thermal Analysis: Example 1

- Average: 50 W/cm^2 per layer




Air cooling: $2 \text{ W/K}\cdot\text{cm}^2$

Power distribution map

Layer 1

Layer 2




9

112

Power density (W/cm^2)

Example 1 Results


- Monolithic 3D IC: big temperature benefit



Example 1 Results

- Parallel 3D IC: area benefit


Max. temp. (°C)



Example 1 Results


- Parallel 3D IC: area benefit

Max. temp. (°C)



Thermal Analysis: Example 2

- Average: 125 W/cm^2 per layer




Air cooling: $2 \text{ W/K}\cdot\text{cm}^2$

Temp. drop on heat sink: 125°C

Power distribution map

Layer 1

Layer 2




25

281

Power density (W/cm^2)

Thermal Analysis: Example 2

- Average: 125 W/cm^2 per layer




External liquid cooling: $10 \text{ W/K}\cdot\text{cm}^2$
Temp. drop on heat sink: 25°C

Power distribution map

Layer 1

Layer 2




25

281

Power density (W/cm^2)


Example 2 Results

- Monolithic 3D IC: significant temperature benefit




Thermal-Aware PDN

- Thermal-aware ILV density selection




Thermal-Aware PDN

- Thermal-aware ILV density selection



OpenSPARC T2 Core

- Industrial design: 45nm
- Power distribution for Black-Scholes application



Core-on-Core Stacking


- Significant temperature benefit

Layer 2 temperature distribution

No PDN
in model



Thermal-aware PDN




ILV density 10K ILVs/mm²

Cache-on-Core Stacking



- Further temperature reduction

Layer 2 temperature distribution

No PDN
in model




Thermal-aware PDN




ILV density 10K ILVs/mm²


Technology vs. Application




Technology vs. Application



Technology vs. Application




Key Result for Monolithic 3D



Acknowledgement

- FCRP C2S2, NSF
- Prof. H.-S. P. Wong, M. Shavezipur (Stanford)
- Robust Systems Group (Stanford)
- Z. Or-Bach (MonolithIC 3D Inc.)
- TM Mak (Intel)


Key Result for Monolithic 3D



Backup slides

Parallel vs. Monolithic 3D

	Parallel 3D	Monolithic 3D
Layer 2 silicon	Thick ($> 1\mu\text{m}$)	Thin (100 nm)
ILV density*	Low (400/mm ²)	High (40K/mm ²)



Existing Tools

	PDNs	Wide range of 3D ICs
Hotspot [Huang TVLSI 06]	✗	✓
3D-ICE [Sridhar ICCAD 10]	✗	✓
This work	✓	✓