

# 3D-IC Integration

- **Developments**
- **Cooperation for servicing and MPW runs offering**

- **Introduction**
- **Process overview**
- **Partnership for MPW runs service**
- **3D-IC Design Platform**
- **First MPW run**
- **Conclusion**

Akasaka, Y., and Nishimura, T., "Concept and Basic Technologies for 3-D IC Structure"  
IEEE Proceedings of International Electron Devices Meetings, Vo. 32, 1986, pp. 488-491.




Fig.8 a-Si photo sensor and processing circuits in 3-staked layers (after Mihashi)




Fig.1 Schematic drawing of 3-D IC consisting of monolithic multi-layer structure.







Fig.4 SEM cross sectional photograph and schematic drawing of planarized tripply-stacked IC structure.



Source IBM <http://www.research.ibm.com/journal/rd/526/knickerbocker.html>

- Moore's law by scaling conventional CMOS involves huge investments.
- 3D IC processes : An opportunity for another path towards continuing the scaling, involving less investments.
- Like for conventional CMOS, infrastructures are needed to promote 3D-IC integration, making it available for prototyping at "reasonable" costs.

# 3D TSV via integration MAIN scenarios



Source Yole Development

Interconnection Type	Line Width (μm)	Line Thickness (μm)	Line Resistance (Ohm/cm)	Max Length (cm)
Direct Bond Interface (DBI)	2-100	2-100	0	0
Through Si Via (TSV)	1-100	1-100	500-1000	5-100
On-Chip	0.1-2	0.1-2	100-1000	0.1-1.5
Thin-film	10-25	5-8	1.25-4	20-45
Ceramic	75-100	16-25	0.4-0.7	20-50
Printed Circuit Board	60-100	30-50	0.06-0.08	40-70
Shielded Cables	100-450	35-450	0.0013-0.033	150-500

## “Monolithic”

Distributing a whole system across several tiers




Heterogeneous Multi layer  
3D-IC TSV integrated



3D-IC TSV integrated




3D-IC face to face



3D-IC TSV Stacked Memory


**Integration**




Silicon Interposer to high  
Integrated MCM



Die to Die Integrated package



Multi-Chip Module



Substrate based  
Module (PCB)

## “Discrete”

Assembly of “Known Good Dies”



- Discrete : **3D packaging, stacked dies, ...**
  - 1- Design a whole system.
  - 2- Split it in subsystems.
  - 3- Place the subsystems as predefined “Known Good Dies” (IPs).
  - 4- Determine and place the interfaces in between.
  - 5- The system is done
  
- Monolithic : **3D-IC Integration**
  - 1- Design a whole system.
  - 2- Split it in subsystems.
  - 3- Determine and place the interfaces in between.
  - 4- Generate and Place the subsystems in between the interfaces.
  - 5- The system is done

**Here comes the difference : The “key” for a true 3D-IC Integration**



## Why TSV Interconnection?


TSV (Through-Silicon-Via) electrodes can provide vertical connections that are both the shortest and the most plentiful.



TSV interconnects provide solutions to many limitations of current SiP and Chip Stacking methods.

## Geometries


- PDN: Power Delivery Network



### Cooling Three-Dimensional Integrated Circuits using Power Delivery Networks

Hai Wei<sup>+</sup>, Tony F. Wu<sup>+</sup>, Deepak Sekar<sup>&</sup>, Brian Cronquist<sup>#</sup>, Roger Fabian Pease<sup>+</sup>, Subhasish Mitra<sup>^</sup>  
 Department of Electrical Engineering<sup>+</sup> and Department of Computer Science<sup>^</sup>, Stanford University, Stanford, CA,  
 Monolithic 3D Inc.<sup>#</sup>, San Jose, CA, Rambus<sup>&</sup>, Sunnyvale, CA, Email<sup>\*</sup>: haiwei@stanford.edu

# Key Result for Monolithic 3D





## OpenSPARC T2 core-on-core

No PDN in model



Thermal-aware PDN



**Cooling Three-Dimensional Integrated Circuits using Power Delivery Networks**


Hai Wei<sup>+</sup>, Tony F. Wu<sup>+</sup>, Deepak Sekar<sup>&</sup>, Brian Cronquist<sup>#</sup>, Roger Fabian Pease<sup>+</sup>, Subhasish Mitra<sup>^</sup>  
Department of Electrical Engineering<sup>+</sup> and Department of Computer Science<sup>^</sup>, Stanford University, Stanford, CA,  
Monolithic 3D Inc.#, San Jose, CA, Rambus<sup>&</sup>, Sunnyvale, CA, Email\*: haiwei@stanford.edu

# 3D-IC Applications


# Industrial Applications

- There are two 3D areas that are receiving a lot of attention.
  - Stacked memory chips and memory on CPU
    - IBM expected to provide samples later this year
    - Both IBM and Samsung could be in production next year (2008)
  - Imaging arrays (pixelated devices)
    - Working devices have been demonstrated by MIT LL, RTI, and Ziptronix
    - Much work is supported by DARPA
- Pixel arrays offer the most promise for HEP projects.

< NAND 8 Stacked Memory Card >




< NAND 12 Stacked Memory Card >



Samsung - 30 um laser drilled vias in 70um chips


RTI Infrared Imager



LHC-ILC Workshop on 3D Integration Techniques

## Expected feedback from 3D for SLHC


## ATLAS Pixel Front End size




## "Implementing a 2-Gbs 1024-bit 1/2-rate Low-Density Parity-Check Code Decoder in Three-Dimensional Integrated Circuits"

Lili Zhou, Cherry Wakayama, Robin Panda, Nuttorn Jangkrajarn, Bo Hu, and C.-J. Richard Shi  
**University of Washington**

International Conference on Computer Design, ICCD, Oct. 2007



Final layout view of 3D LDPC structure.





Post-layout power of the LDPC decoder (2D vs 3D).

### Comparison between 3D and 2D designs

	2D design	3D design
Area (mm*mm)	18.238*15.92 = <b>290.35</b>	(6.4*6.227)*3 = <b>119.56</b>
Total wire length (m)	<b>182.42</b>	22.39+22.57+22.46 = <b>67.42</b>
Max WL before buffer insertion (mm)	<b>13.82</b>	<b>8.68</b>
Max WL after buffer insertion (mm)	<b>4</b>	<b>4</b>
Buffer used	<b>32900</b>	<b>24636</b>
Clock skew (ns)	<b>2.33</b>	<b>1</b>
Power dissipation (mw)	<b>646.2</b>	<b>260.2</b>

**Performance Factor (Area \* Timing \* Power) = 14**

- R8051 CPU
  - 80MHz operation; 140MHz Lab test (VDD High)
  - 220MHz Memory interface
- IEEE 754 Floating point coprocessor
- 32 bit Integer coprocessor
- 2 UARTs, Int. Cont., 3 Timers, ...
- Crypto functions
- 128KBytes/layer main memory




- **5X performance**
- **1/10<sup>th</sup> Power**

Source Tezzaron (2004)



- **Pixel array for Particle detection (HEP community)**  
(Pixel sensor + Analog + Digital + Memory + high speed I/Os)
- **CMOS Image Sensor (Sensor + Processor + Memory)**
- **3D stacked Memories (Flash, DRAM, etc...)**
- **Multi-cores Processor + Cache Memory**
- **NoC (Network on Chip)**
- **Processor + DRAM + RF + MEMS + Optical communication + ...**

The more **Design Automation** is performed on the 3<sup>rd</sup> dimension, the more is the 3D-IC Integration.



## CMC-CMP-MOSIS Collaboration

## CMC / CMP / MOSIS partnering for 3D-IC process access


- Stimulate the activity by sharing the expenses for manufacturing.
- Join forces for the technical support, and dedicate the roles for each partner.
- Make easier the tech support for local users respectively by each local center.
- Because there is no standard for the 3D-IC integration, it is urgent to setup an infrastructure making possible a broad adoption of 3D-ICs. That will have a beneficial effect on prices, more frequent MPW runs, and more skilled engineers.

- CMC supporting Canadian Customers
- CMP supporting European Customers
- MOSIS supporting US Customers
- Each may support other locations














# Tezzaron 2-Tier Process (130nm CMOS)

## Process Overview




**Starting wafer in 130nm (5 Cu metal layers + 6<sup>th</sup> Cu metal as DBI)**

Source Tezzaron






DBIs continuing the stacking




Source Tezzaron

Bond pad for wire bonding or bump, flip-chip ...



Source Tezzaron

## CMC-CMP-MOSIS partnering to offer 3D-IC MPW runs




**Critical mass will allow frequent MPW runs and low pricing**

# 3D-IC Design Platform

- The Design Platform is modular. It has all features for full-custom design or semi-custom automatic generation design.
  - **PDK** : *Original PDK from GF + (TSV / DBI) definition from Tezzaron*
  - **Libraries** : *CORE and IO standard libraries from ARM*
  - **Memory compilers** : *SPRAM, DPRAM and ROM from ARM*
  - **3D-IC Utilities** : *Contributions developments embedded in the platform*
  - **Tutorials, User's setup.**
- All modules inside the platform refer to a unique variable, making it portable to any site. The installation procedure is straightforward.
- Support of CDBA and OpenAccess databases.

chrt13lprf\_DK009\_Rev\_1D (Version issued in Q2 2011)



## HEP labs contributing with Programs, Libraries, and Utilities. All included in the Design Platform

- DBI (direct bonding interface) cells library. (FermiLab)
- 3D Pad template compatible with the ARM IO lib. (IPHC)
- Preprocessor for 3D LVS / Calibre (NCSU)
- Skill program to generate an array of labels (IPHC)
- Calibre 3D DRC (Univ. of Bonn)
- Dummies filling generator under Assura (CMP)
- Basic logic cells and IO pads (FermiLab)
- Floor-planning / automatic Place & Route using DBIs, and TSVs (CMP)
- Skill program generating automatically sealrings and scribes (FermiLab)
- MicroMagic PDK (Tezzaron/NCSU)

## Virtuoso / Cadence IC 5.1.41


NO FILL	drw
TSCSuperCnt	drw
TSCBackMet0	drw
TSCBackMet0	lbl
TSCBackMet1	drw
TSCBackMet1	lbl
TSCBPad	drw
SRAM_TSC	drw
PR_BNDRY	drw
NWELL	drw
DNWELL	drw
LDMOS_XTOR	mar
COMP	drw
POLY2	drw
POLY2	lbl
PPLUS	drw
NPLUS	drw
CNT	drw
MET1	drw
MET1	lbl
VIA1	drw
MET2	drw
MET2	lbl
VIA2	drw
MET3	drw
MET3	lbl
VIA3	drw
MET4	drw
MET4	lbl
VIA4	drw
MET5	drw
MET5	lbl
VIATOP	drw
METTOP	drw

TSV →

Back Metal →


Back Pad →

DBI →





## Virtuoso / Cadence IC 6.1.4




The screenshot displays the Virtuoso Layout Suite L Reading interface for the CORELIB\_LP allcells\_CORELIB\_LP layout. The main window shows a detailed view of the layout with various layers and objects. A customized menu is open, listing several utilities: \*New Layers Colors, \*GF Layers Colors, \*myLSW, \*pgText, \*ZoomXY, and About Tezzaron. The menu is positioned over the top right of the layout view.

On the left side, there is a layer list window titled 'LSW' showing a table of layers and their types. The table is as follows:

Layer	Object	Grid
NO_FILL	drawing	chr013lp
TSCSuperCnt	drawing	
TSCBackMet0	drawing	
TSCBackMet0	label	
TSCBackMet1	drawing	
TSCBackMet1	label	
TSCBPad	drawing	
SRAM_TSC	drawing	
PR_BNDRY	drawing	
NWELL	drawing	
DNWELL	drawing	
LDMOS_RTOR	marking	
COMP	drawing	
POLY2	drawing	
POLY2	label	
PPLUS	drawing	
NPLUS	drawing	
CNT	drawing	
MET1	drawing	
MET1	label	
VIA1	drawing	
MET2	drawing	
MET2	label	
VIA2	drawing	
MET3	drawing	
MET3	label	
VIA3	drawing	
MET4	drawing	
MET4	label	
VIA4	drawing	
MET5	drawing	
MET5	label	
VIA4TOP	drawing	
METTTOP	drawing	
METTTOP	label	
RDL_MK	marking	
LPN_dq	drawing	

The main window title is 'Virtuoso® Layout Suite L Reading: CORELIB\_LP allcells\_CORELIB\_LP layout'. The menu bar includes 'Launch', 'File', 'Edit', 'View', 'Create', 'Verify', 'Connectivity', 'Options', 'Tools', 'Window', 'Assura', 'Calibre', 'Help', and 'cadence'. The status bar at the bottom shows 'mouse L: mouseSingleSelectPt()', 'M: hiRedraw()', 'R: \_lxHiMousePopUp()', and '2(3) > | Cmd:'.




The screenshot shows the Cadence Library Manager interface with the following components:

- Library Manager: WorkArea: /cmp/kit\_F/TDP\_2011q2v1\_oa (c)** (Title bar)
- File Edit View Design Manager Help** (Menu bar)
- cadence** (Logo)
- Show Categories** (checked) **Show Files** (unchecked)
- Library** (List of libraries):
  - CORELIB\_LP
  - 3DICLIB
  - 3D\_Frames
  - 3dCheck
  - 3dexample
  - CORELIB\_LP
  - CORELIB\_LP\_LVT
  - IOLIB\_IL
  - IOLIB\_STRGD
  - PaddingLib
  - US\_8ths
  - ahdLib
  - analogLib
  - avTech
  - basic
  - cdsDefTechLib
  - charteredFermiLibrary
  - chrt013lp
  - chrt013rf
  - functional
  - rfExamples
  - rfLib
- Category** (Tree view):
  - AND
    - Everything
    - Uncategorized
    - ADDERS
    - AND
    - AOI
    - BOOTHENCODER
    - BUFFERS
    - CLOCK
    - DELAYS
    - FILLERS
    - FLIPFLOPS
    - INVERTERS
    - LATCH
    - LEAFCELLS
    - MUX
    - NAND
    - NOR
    - OAI
    - OR
    - OTHERS
    - REGISTER
    - SCANCELLS
    - TRISTATE
    - XNOR
    - XOR
- Cell** (List of cells):
  - AND2X1
  - AND2X2
  - AND2X4
  - AND2X6
  - AND2X8
  - AND2XL
  - AND3X1
  - AND3X2
  - AND3X4
  - AND3X6
  - AND3X8
  - AND3XL
  - AND4X1
  - AND4X2
  - AND4X4
  - AND4X6
  - AND4X8
  - AND4XL
- View** (Empty list)


Annotations on the left side of the screenshot:

- Univ. Bonn** (blue text) with an arrow pointing to CORELIB\_LP
- NCSU** (blue text) with an arrow pointing to 3dexample
- ARM** (red text) with a bracket pointing to CORELIB\_LP and CORELIB\_LP\_LVT
- IPHC** (blue text) with an arrow pointing to PaddingLib
- FermiLab** (blue text) with an arrow pointing to charteredFermiLibrary
- GF/TSC** (red text) with a bracket pointing to chrt013lp and chrt013rf



The image shows a screenshot of the Virtuoso Layout Suite L Reading interface. The main window displays a layout with red highlights. A 'Calibre' menu is open, showing options: Run DRC, Run DFM, Run LVS, Run PERC, Run PEX, Start RVE, Clear Highlights, Setup, and About... A red arrow points from the 'Run DRC' option in the menu to the 'Customization Settings' dialog box in the foreground. The 'Customization Settings' dialog is titled 'calibreSwitchDef in /kit\_F/TDP\_2011' and contains a section for 'TEZZARON Switches For DRC Options' with two unchecked checkboxes: 'Checking Density rules is mandatory for sign-off DRC' and 'Check Floating Bond Interface METTOP'. The 'Calibre Interactive - nmDRC' window is also visible, showing a sidebar with 'Customization' selected and buttons for 'Run DRC' and 'Start RVE'.

Setting switches graphically




The image shows a screenshot of the Virtuoso Layout Suite L Reading interface. The main window title is "Virtuoso® Layout Suite L Reading: test allcells\_CORELIB\_LP layout". The menu bar includes "Launch", "File", "Edit", "View", "Create", "Verify", "Connectivity", "Options", "Tools", "Window", "Assura", "Calibre", and "Help". The "Calibre" menu is open, showing options: "Run DRC", "Run DFM", "Run LVS", "Run PERC", "Run PEX", "Start RVE", "Clear Highlights", and "Setup...". A red arrow points to the "Run LVS" option. Below the menu, the "Calibre Interactive - nmlVS" dialog is open, showing "LVS Rules File" as "\$MGC\_LVS\_FILES/cmos013lp.lvs.cal" and "LVS Run Directory" as "lvsRunDir". A "Customization Settings" dialog is also open, titled "TEZZARON Switches For 2D or 3D LVS Options". It has a dropdown menu for "2D or 3D LVS ?" set to "2D\_LVS". Other options include "MOS\_NF\_BY" (set to "SPLIT") and several "IGNORE\_" checkboxes. A red arrow points from the text "Choosing 2D or 3D LVS" to the "2D\_LVS" dropdown.


Choosing 2D or 3D LVS


- 3D-LVS fully functional both for the CDB and OA.
- Graphical interface for the NCSU's preprocessor utility for merging 2 tiers GDSII.
- Corrected LEF file for the M6 / two thick metal option.
- Assura 2D LVS is functional.
- Walk-Through Encounter tutorial with both DBI and TSV scripting for automatic P&R.
- Master file browsing the documentation.
- 3 package options :
  - ✓ Complete design-platform TDP = (TDK + libraries + compilers)
  - ✓ TDK only
  - ✓ TDK + libraries with reduced layout views  
(memory blocks generated on request with reduced layout views)

## Technology Files fully supported by Tezzaron

### MicroMagic MAX-3D







File Edit View Tool Select Misc Local Help rotate\_3d mode. BUT-1 for rotate. BUT-3 ends

Active:  
auto

- cells-
- text-
- 3D levels
- top=0 [chr130nm]
- WTOP (chr130nm)
- WBOTTOM (chr130nm)
- all-
- Tezz\_21 [metal]
- TSCBpad
- TSCBMetal1
- TSCBMetal0
- chr130nm [metal]
- TOPMET
- TOP\_VIA
- METS
- VIA4
- MET4
- VIA3
- MET3
- VIA2
- MET2
- VIA1
- MET1
- CNT
- chr130nm [active]
- POLV2
- DIFF
- chr130nm [common]
- IRMP
- IRMP
- IRWELL
- DEEP\_IRWELL
- TSCSmprCut
- LOWVT
- NAT\_VT
- HVT
- ESD
- DUALV
- DUALV2
- SALBLK
- PAD
- PR\_BNDRV
- TEXT
- chr130nm [fuse/cap]
- FUSETOP
- FUSEBOT
- FUSE\_WIR
- FUSE\_MRK
- LASER\_ALIGN
- MM\_ALIGN
- chr130nm [resistor]
- RESISTOR
- RES\_MK
- RES\_MRK
- chr130nm [SRAM]
- SRAM
- SRAM\_TSC
- G1cell1
- G2cell1
- G3cell1
- SRAM\_MK

Please\_4/Max\_Start  
test2

```

F:/workareas/gawron
0 fet1
0 vial
  m2_m3_ry
  m1_m2_ry
  nd3x1p8_mv18
  nd2x1p8_mv18
  mv1_and_drvr
  mv3x5p1_mv18
  dnc_mv18_t_0
  invx5_rowlen
  nd2x1p2_road
  invx9_buf_op
  invx7_buf_op
  invx2_buf_op
  hvfx80_4_en_
  hvfx80_4_en
  hvfs_sa_ldb_
  
```

dr off in < > out select: 0 -6.215, 0.400 box: 0.000 x 0.000, area: 0.000000



System Level Partitioning

Design exploration at system level

3D Floor-Planning  
DBI, TSV, IO placement

Design exploration at the physical level  
DBI, TSV, and IO placement & optimization

Automatic Place & Route

Cells and blocks place & route can be done tier by tier

Extraction, Timing Analysis




To be done for each tier, then combined for back-annotation to the 3D top level system

Physical verification  
3D DRC, 3D LVS

Dummies Filling


Final 3D DRC

Similar to the full-custom design flow




- DBIs Placement
- TSVs Placement
- Obstructions on TSVs


- Clock routing
- Final routing



- Encounter natively refuses to make the routing for pins on DBIs.
- Custom scripts solved the problem. It's a workaround.
- The resulting layout is compliant to the Tezzaron DRC, LVS etc ...




DBI array generation + P&R



DBI completely routed down to the lower metal layers


Saving the floor plan for the bottom tier, and apply it for top tier so the automatic Place & Route run the placement and routing taking into account the DBI locations.

The place & route for both tiers is optimal for timing, buffer sizing and power performance.



Resulting in a **“correct by construction”** design.

- Graphically Interfaced into Virtuoso.
- Works for both CDB and OA.
- Use a free and open-source VRML viewer.



- First MPW run Tezzaron 3D-IC 130nm. October 2011.

Institution	Town	Country	Area
DEUTSCHES ELEKTRONEN-SYNCHROTRON (DESY)	HAMBURG	GERMANY	19.7 mm <sup>2</sup>
LAL / IN2P3 / CNRS	ORSAY	FRANCE	25 mm <sup>2</sup>
ISEA	Toulouse	FRANCE	6.25 mm <sup>2</sup>

- A very collaborative work has been achieved and still ongoing between the partening CMC, CMP, MOSIS, FermiLab, Tezzaron, HEP Labs, NCSU.
  
- Design Platform **2011q2v3** in use since June 2011.