



3D-IC Integration

- Developments
- Cooperation for servicing and MPW runs offering



Agenda



- Introduction
- Process overview
- Partnership for MPW runs service
- 3D-IC Design Platform
- First MPW run
- Conclusion



3D-IC Integration: Not a New Story



Akasaka, Y., and Nishimura, T., "Concept and Basic Technologies for 3-D IC Structure" IEEE Proceedings of International Electron Devices Meetings, Vo. 32, **1986**, pp. 488-491.




Fig.8 a-Si photo sensor and processing circuits in 3-staked layers (after Mihashi)





Fig.1 Schematic drawing of 3-D IC consisting of monolithic multi-layer structure.







Fig.4 SEM cross sectional photograph and schematic drawing of planarized tripply-stacked IC structure.



3D-IC Integration : The Other Path for Scaling






Source IBM http://www.research.ibm.com/journal/rd/526/knickerbocker.html

- Moore's law by scaling conventional CMOS involves huge investments.
- 3D IC processes: An opportunity for another path towards continuing the scaling, involving less investments.
- Like for conventional CMOS, infrastructures are needed to promote 3D-IC integration, making it available for prototyping at "reasonable" costs.





3D TSV via integration MAIN scenarios



Source Yole Development



Interconnection



Interconnection Type	Line Width (µm)	Line Thickness (μm)	Line Resistance (Ohm/cm)	Max Length (cm)
Direct Bond Interface (DBI)	2-100	2-100	0	0
Through Si Via (TSV)	1-100	1-100	500-1000	5-100
On-Chip	0.1-2	0.1-2	100-1000	0.1-1.5
Thin-film	10-25	5-8	1.25-4	20-45
Ceramic	75-100	16-25	0.4-0.7	20-50
Printed Circuit Board	60-100	30-50	0.06-0.08	40-70
Shielded Cables	100-450	35-450	0.0013-0.033	150-500



Different Integration Approaches




"Monolithic"

Distributing a whole system across several tiers



3D-IC TSV integrated


Heterogeneous Multi layer 3D-IC TSV integrated



3D-IC TSV Stacked Memory



3D-IC face to face



Silicon Interposer to high Integrated MCM



Multi-Chip Module



"Discrete"

Assembly of "Known Good Dies"



Substrate based Module (PCB)



Which Design Methodology?



- Discrete: 3D packaging, stacked dies, ...
 - 1- Design a whole system.
 - 2- Split it in subsystems.
 - 3- Place the subsystems as predefined "Known Good Dies" (IPs).
 - 4- Determine and place the interfaces in between.
 - 5- The system is done
- Monolithic : 3D-IC Integration
 - 1- Design a whole system.
 - 2- Split it in subsystems.
 - 3- Determine and place the interfaces in between.
 - 4- Generate and Place the subsystems in between the interfaces.
 - 5- The system is done

Here comes the difference: The "key" for a true 3D-IC Integration




SiP versus 3D-IC



Why TSV Interconnection?

TSV (Through-Silicon-Via) electrodes can provide vertical connections that are both the shortest and the most plentiful.



TSV interconnects provide solutions to many limitations of current SiP and Chip Stacking methods.



Ecole Polytechnique Paris - 3D Technical Symposium; November 2007





Power Delivery Networks



Geometries

PDN: Power Delivery Network

Cooling Three-Dimensional Integrated Circuits using Power Delivery Networks

Hai Wei*+, Tony F. Wu+, Deepak Sekar&, Brian Cronquist#, Roger Fabian Pease+, Subhasish Mitra+^
Department of Electrical Engineering+ and Department of Computer Science^, Stanford University, Stanford, CA,
Monolithic 3D Inc.#, San Jose, CA, Rambus&, Sunnyvale, CA, Email*: haiwei@stanford.edu






Key Result for Monolithic 3D




OpenSPARC T2 core-on-core

No PDN in model



Thermal-aware PDN



Cooling Three-Dimensional Integrated Circuits using Power Delivery Networks

Hai Wei*+, Tony F. Wu+, Deepak Sekar&, Brian Cronquist#, Roger Fabian Pease+, Subhasish Mitra+^
Department of Electrical Engineering+ and Department of Computer Science^, Stanford University, Stanford, CA,
Monolithic 3D Inc.#, San Jose, CA, Rambus&, Sunnyvale, CA, Email*: haiwei@stanford.edu





3D-IC Applications







Industrial Applications

- There are two 3D areas that are receiving a lot of attention.
 - Stacked memory chips and memory on CPU
 - IBM expected to provide samples later this year
 - Both IBM and Samsung could be in production next year (2008)
 - Imaging arrays (pixelated devices)
 - Working devices have been demonstrated by MIT LL, RTI, and Ziptronix
 - Much work is supported by DARPA
- Pixel arrays offer the most promise for HEP projects.

< NAND 8 Stacked Memory Card >



RTI Infrared Imager




LHC-ILC Workshop on 3D Integration Techniques



3D Microelectronics for Physics (FermiLab, IN2P3, INFN, CERN)








Large Systems Benefits from 3D-IC Integration





Final layout view of 3D LDPC structure.

Post-layout power of the LDPC decoder (2D vs 3D).

"Implementing a 2-Gbs 1024-bit ½-rate Low-Density Parity-Check Code Decoder in Three-Dimensional Integrated Circuits"

Lili Zhou, Cherry Wakayama, Robin Panda, Nuttorn Jangkrajarng, Bo Hu, and C.-J. Richard Shi **University of Washington**

International Conference on Computer Design, ICCD, Oct. 2007

Comparison between 3D and 2D designs

	2D design	3D design	
Area (mm*mm)	18.238*15.92	(6.4*6.227)*3	
Alea (IIIIII IIIII)	=290.35	= 119.56	
Total wire length	182.42	22.39+22.57+22.46	
(m)	102.42	=67.42	
Max WL before			
buffer insertion	13.82	8.68	
(mm)			
Max WL after			
buffer insertion	4	4	
(mm)			
Buffer used	32900	24636	
Clock skew (ns)	2.33	1	
Power dissipation	6463	260.2	
(mw)	646.2		


Performance Factor (Area * Timing * Power) = 14




An Illustration: CPU/Memory Stack



- R8051 CPU
 - 80MHz operation; 140MHz Lab test (VDD High)
 - 220MHz Memory interface
- IEEE 754 Floating point coprocessor
- 32 bit Integer coprocessor
- 2 UARTs, Int. Cont., 3 Timers, ...
- Crypto functions
- 128KBytes/layer main memory
- 5X performance
- 1/10th Power





Source Tezzaron (2004)



Some 3D-IC Applications




- Pixel array for Particle detection (HEP community)
 (Pixel sensor + Analog + Digital + Memory + high speed I/Os)
- CMOS Image Sensor (Sensor + Processor + Memory)
- 3D stacked Memories (Flash, DRAM, etc...)
- Multi-cores Processor + Cache Memory
- NoC (Network on Chip)
- Processor + DRAM + RF + MEMS + Optical communication + ...



Design Methodology









CMC-CMP-MOSIS Collaboration



Benefits for a global Infrastructure



CMC / CMP / MOSIS partnering for 3D-IC process access

Stimulate the activity by sharing the expenses for manufacturing.

Join forces for the technical support, and dedicate the roles for each partner.

Make easier the tech support for local users respectively by each local center.

• Because there is no standard for the 3D-IC integration, it is urgent to setup an infrastructure making possible a broad adoption of 3D-ICs. That will have a beneficial effect on prices, more frequent MPW runs, and more skilled engineers.



CMC - CMP - MOSIS Cooperation



- CMC supporting Canadian Customers
- CMP supporting European Customers
- MOSIS supporting US Customers
- Each may support other locations








Tezzaron 2-Tier Process (130nm CMOS)

Process Overview



Tezzaron Process Flow for TSV and DBI (using Via Middle process)





Starting wafer in 130nm (5 Cu metal layers + 6th Cu metal as DBI)


Source Tezzaron





Tezzaron Process Flow for TSV and DBI (using Via Middle process)






































Resulting 2-tier 3D-IC integration TSV and DBI (Via Middle Process)








Resulting 2-tier 3D-IC integration TSV and DBI (Via Middle Process)



Source Tezzaron






3D-IC MPW Infrastructure



CMC-CMP-MOSIS partnering to offer 3D-IC MPW runs



Critical mass will allow frequent MPW runs and low pricing





3D-IC Design Platform



Tezzaron / GlobalFoundries Design Platform




- The Design Platform is modular. It has all features for full-custom design or semi-custom automatic generation design.
 - PDK: Original PDK from GF + (TSV / DBI) definition from Tezzaron
 - Libraries: CORE and IO standard libraries from ARM
 - Memory compilers : SPRAM, DPRAM and ROM from ARM
 - 3D-IC Utilities: Contributions developments embedded in the platform
 - Tutorials, User's setup.
- All modules inside the platform refer to a unique variable, making it portable to any site. The installation procedure is straightforward.
- Support of CDBA and OpenAccess databases.



PDK Tezzaron / GlobalFoundries







Collaborative Work to the Design Platform



HEP labs contributing with Programs, Libraries, and Utilities. All included in the Design Platform


- DBI (direct bonding interface) cells library. (FermiLab)
- 3D Pad template compatible with the ARM IO lib. (IPHC)
- Preprocessor for 3D LVS / Calibre (NCSU)
- Skill program to generate an array of labels (IPHC)
- Calibre 3D DRC (Univ. of Bonn)
- Dummies filling generator under Assura (CMP)
- Basic logic cells and IO pads (FermiLab)
- Floor-planning / automatic Place & Route using DBIs, and TSVs (CMP)
- Skill program generating automatically sealrings and scribes (FermiLab)
- MicroMagic PDK (Tezzaron/NCSU)



Virtuoso Layout Editor with 3D layers and verification



Virtuoso / Cadence IC 5.1.41






Customized Menu with some utilities




Virtuoso / Cadence IC 6.1.4





Libraries from Providers and Users








Virtuoso / Calibre DRC Interactive Menu








Virtuoso / Calibre LVS Interactive Menu







New features in release 2011q2v3




- 3D-LVS fully functional both for the CDB and OA.
- Graphical interface for the NCSU's preprocessor utility for merging 2 tiers GDSII.
- Corrected LEF file for the M6 / two thick metal option.
- Assura 2D LVS is functional.
- Walk-Through Encounter tutorial with both DBI and TSV scripting for automatic P&R.
- Master file browsing the documentation.
- 3 package options :
 - ✓ Complete design-platform TDP = (TDK + libraries + compilers)
 - ✓ TDK only
 - ✓ TDK + libraries with reduced layout views
 (memory blocks generated on request with reduced layout views)



True 3D Mask Layout Editor




Technology Files fully supported by Tezzaron





MicroMagic 3D viewer








MicroMagic 3D crossection







3D-IC Automatic P&R using DBI and TSV



System Level Partitioning

3D Floor-Planning DBI, TSV, IO placement

Automatic Place & Route

Extraction, Timing Analysis

Physical verification 3D DRC, 3D LVS

Dummies Filling

Final 3D DRC

Design exploration at system level

Design exploration at the physical level DBI, TSV, and IO placement & optimization

Cells and blocks place & route can be done tier by tier


To be done for each tier, then combined for back-annotation to the 3D top level system


Similar to the full-custom design flow




Automatic P & R Design Flow (From Floor-Plan to Routed Des












- DBIs Placement
- TSVs Placement
- Obstructions on TSVs

- Clock routing
- Final routing






Automatic P&R with Direct Bond Interface



- Encounter natively refuses to make the routing for pins on DBIs.
- Custom scripts solved the problem. It's a workaround.
- The resulting layout is compliant to the Tezzaron DRC, LVS etc ...



DBI array generation + P&R

DBI completely routed down to the lower metal layers




Automatic P&R with Direct Bond Interface



Saving the floor plan for the bottom tier, and apply it for top tier so the automatic Place & Route run the placement and routing taking into account the DBI locations.

The place & route for both tiers is optimal for timing, buffer sizing and power performance.




Resulting in a "correct by construction" design.



3D viewer for 3D-IC design



- Graphically Interfaced into Virtuoso.
- Works for both CDB and OA.
- Use a free and open-source VRML viewer.





MPW run in 2011



■ First MPW run Tezzaron 3D-IC 130nm. October 2011.

Institution	Town	Country	Area
DEUTSCHES ELEKTRONEN- SYNCHROTRON (DESY)	HAMBURG	GERMANY	19.7 mm²
LAL / IN2P3 / CNRS	ORSAY	FRANCE	25 mm ²
ISEA	Toulouse	FRANCE	6.25 mm ²



Conclusion



- ☐ A very collaborative work has been achieved and still ongoing between the partening CMC, CMP, MOSIS, FermiLab, Tezzaron, HEP Labs, NCSU.
- ☐ Design Platform **2011q2v3** in use since June 2011.